Intel's upcoming Diamond Rapids Xeon to pack 256 performance cores and a massive cache
Intel has disclosed specifications for its next-generation Diamond Rapids Xeon processors, which will feature up to 256 performance cores and a large last-level cache. Built on the 18A-P process, these chips will support AVX 10.2 instructions and adopt the UCIe-S interconnect for die-to-die communication, replacing EMIB. The announcement highlights Intel's continued push in high-core-count server CPUs.
Related stories
Intel reveals UCIe-based design for low-cost Wildcat Lake processors · Semiconductors
This summary is AI-generated and original to Mobble; the linked article is the authoritative source.
Original headline: “Intel Xeon 7 'Diamond Rapids' comes with up to 256 P-cores, 1.28 GB of last-level cache — next-gen 18A-P CPU also brings AVX 10.2 and uses UCIe-S instead of EMIB.” Browse more stories.