Technology · Semiconductors · published 2026-10-12 · via Semiconductor Digest

Microchip Adds PCIe 6.0 Switching and Secure NVMe Storage to Data Center Lineup

Microchip introduced additions to its data center lineup, including a lower-lane-count PCIe 6.0 Switchtec switch and an updated Flashtec NVMe SSD controller. The switch supports up to 64 Gen 6 lanes and 32 ports, with DMA, multicast, partitioning, and security features for space- and power-limited systems. The revised Gen 5 controller adds CNSA 2.0 post-quantum cryptography support, dual-port availability, and virtualization capabilities for AI-focused storage.

Expanded Detail

Microchip’s additions target AI-driven data centers needing scalable connectivity, storage, and acceleration. The Switchtec PCIe 6.0 low-lane-count switch offers as many as 64 Gen 6 lanes and 32 ports, with x2/x4/x8/x16 bifurcation. It includes DMA for peer-to-peer transfers, multicast, partitioning, and security via hardware root of trust and secure boot, while fitting space- and power-limited systems.

The revised Flashtec PCIe Gen 5 NVMe 5016 controller gains CNSA 2.0 post-quantum cryptography, dual-port operation, virtualization, QoS management, and programmability. Microchip also enhanced Adaptec SmartRAID 4300 NVMe RAID accelerators with self-encrypting drive key management, RAID 6/60, broader OS support, dynamic NVMe configuration, persistent event logging, peer-to-peer rebuild, and StorageCore API integration.

Count words: First para: Microchip’s(1) additions2 target3 AI-driven4 data5 centers6 needing7 scalable8 connectivity,9 storage,10 and11 acceleration.12 The13 Switchtec14 PCIe15 6.0 16? Actually "6.0" word. low-lane-count17 switch18 offers19 as20 many21 as22 64 23 Gen24 6 25 lanes26 and27 32 28 ports,29 with30 x2/x4/x8/x1631 bifurcation.32 It33 includes34 DMA35 for36 peer-to-peer37 transfers,38 multicast,39 partitioning,40 and41 security42 via43 hardware44 root45 of46 trust47 and48 secure49 boot,50 while51 fitting52 space-53 and54 power-limited55 systems.56

Second: The1 revised2 Flashtec3 PCIe4 Gen5 5? "Gen 5" two words? Let's count: The(1) revised(2) Flashtec(

Context

... Need maybe blank line between paragraphs? Fine. Need ensure "under 120 words total" for expanded. We have 108. Good. "2 short paragraphs" yes. "under 90 words" context 75. Good. Potential issue: "additional factual detail and background drawn ONLY from material above" We mention "AI training and inference" in context? That's analysis, not expanded. Context can be analysis. But "AI training and inference" not in material? Material mentions AI workloads, AI-focused storage, AI deployments. Training/inference maybe not explicitly. Context analysis can infer? It says measured analysis of story's possible impact. Could mention AI workloads rather than training/inference to avoid inventing. Maybe change to "AI workloads" to stay grounded. Context: "Improved PCIe switching and NVMe controllers may help reduce bottlenecks in AI workloads..." That's okay. "cloud providers" not in material? Material mentions hyperscale, enterprise, data center. Cloud providers is reasonable affected. But c

Expanded detail and Context are AI-generated analysis; the linked article remains the authoritative source.

Read the full article at Semiconductor Digest →

This summary is Al-enhanced to contain extended analysis and broader social context. The original is {NAME); the linked article is the authoritative source. Original headline: “Microchip Expands AI Data Center Portfolio with PCIe 6.0 Switch and Storage Upgrades.” Browse more stories.